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Finite memory sequential machines are an important class of sequential 
machines and have recently received considerable attention. In this paper, 
we prove an exclusion principle between finite input-memory and finite output- 
memory for nondegenerate binary-output sequential machines. We show that 
if a nondegenerate binary-output sequential machine has nonzero finite input- 
memory, then it cannot have nonzero finite output-memory and vice versa. 
We further show that the exclusion principle is limited to binary-output 
sequential machines, by proving that for every n ~> 2 and every m >~ 3 there 
exists an n-ary input, m-ary output sequential machine with finite nonzero 
input-memory aswell as finite nonzero utput-memory. Finally, we interpret 
the exclusion principle with respect o shift register ealizations of sequential 
machines. 
I. INTRODUCTION 
Finite Sequential Machines (FSMs) with finite memory have recently 
received wide attention for at least wo reasons: (1) It has been shown that all 
linear sequential machines have finite memory (Cohn 1964; Gill 1966); and (2) 
FSMs with finite memory find useful applications as encoders and decoders 
in digital communication systems. In particular, FSMs with finite input- 
memory are used as encoders and feedback free decoders and FSMs with 
finite output-memory are used as feedback decoders. In this paper, we prove 
an exclusion principle between finite input-memory and finite output-memory 
for nondegenerate binary output FSMs. In Section IV, we show that this 
exclusion principle is limited to binary-output FSMs and in Section ¥ we 
discuss the significance of the exclusion principle with respect to shift 
register ealizations. 
The remainder of this section is devoted to definitions and notations. 
* A part of the work reported here was presented at the Second International 
Conference on System Sciences, University of Hawaii, January, 1969. 
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DEFINITION. An FSM M is a five-tuple (S,  X, Y, 2~, 8}, where S, Xand Y 
are finite sets of states, inputs and outputs, respectively, and A and ~ are the 
output and next state maps defined as follows: Yk----A(xe, sk) and 
sk+ 1 = S(x~, s~), where x~ ~ X, Yk ~ Y and s k ~ S represent the input, output 
and state at time k. 
In this paper, we will consider nondegenerate FSMs which are defined as 
follows: 
An FSM nondegenerate if every state can be reached from at least one state, 
i.e., the map 8 : X × S -~ S is onto. Thus in a nondegenerate FSM, every 
state lies on a closed cycle of states or can be reached from a closed cycle. 
Finite-memory FSMs form an important subset of FSMs and are defined as 
follows: 
DEFINITION. An FSM has finite memory i~ if/~ is the least integer such that 
Y~ = f (xk ,  x~-i ,..., xk - , ,  Yk-1 ,-.., Yk-,) }or k />/~.  I f  no such integer exists, 
by convention we say that/z - -  oo. 
An FSM has finite input-memory p if p is the least integer such that 
Yk = g(xk,  x7~-1 ,..., xk-~) for k /> p. I f  no such integer exists, we say that 
p = oo. Thus an FSM with finite input-memory (also sometimes known as a 
definite machine) can be synthesized using a single feed forward shift register 
as shown in Fig. 1. 
Next, an FSM has finite output-memory q if q is the least integer such that 
Y~ = h(xk,  Y1~-1 .... , Yk-~) for k /> q. I f  no such integer exists, then we say 
that q = oo. Hence an FSM with finite output-memory can be synthesized 
using a single feedback shift register as shown in Fig. 2. 
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FIG. 1. A canonical feed forward shift register ealization of an FSM with finite 
input-memory p. 
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FIG. 2. A canonical feedback shift register ealization of an FSM with finite 
output-memory q. 
It is clear from the above definition that if an FSM has finite input-memory 
(or finite output-memory) then it has finite memory, but it can be shown that 
the converse is not always true. 
Let I~ - -  xkx~+ 1 "'" xk+~_ 1 and 0~ = YT~Yk+I "" Y~+z-1 denote an input 
sequence and output sequence, respectively, of length l. Let -~((~i, Iz) denote 
the final state of an FSM when it is initially in ei and the input sequence I~ 
is applied. Let ~(~ , I~) denote the corresponding output sequence. Define 
I0 = 00 = A, the null sequence. Let _~(~, A) = ~i and _~(~i, A) = A. Also 
let I~A = A Iz  = I ,  and 0~A = A0~ ----- 0~. 
An input sequence It is said to admi t  a state a 3 if there exists a state ai such 
that ~(a~,  Iz)  = a t . I f  A(ai, I~) = 0~, then the FSM is said to generate  the 
output sequence 0~, and further 0~ is said to admi t  the state a j .  
Let M 1 = <$1, X, Y, 11,51) and M 2 = <$2, X, Y, •2, ~)  be two, not 
necessarily different, FSMs. A state ai ~ S~ is equ iva lent  to state a~ e S 2 if for 
each l > 0, and each I~ ~ X z, ~_l(ai, I t )  ~- ~_o.(a~, I~). Further, the FSMs are 
said to be equivalent if for each state in S 1 , there is an equivalent state in $2, 
and conversely. An FSM is min imal  if it does not contain two distinct 
equivalent states. 
I I .  SOME PROPERTIES OF FINITE INPuT-MEMoRY 
ANn FINITE OUTPUT-MEMORY FSMs 
Before we state the exclusion principle, we state some useful properties of 
FSMs with finite input-memory or finite output-memory. The results of 
Lemmas 2.1 and 2.2 are well known and hence the proofs are omitted. 
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LEMMA 2.1. An FSM M has finite input-memory p > 0 if, and only if, 
p is the least integer such that no input sequence of length p admits two non- 
equivalent states. 
The following lemma states a similar necessary and sufficient condition for 
an FSM to have finite output-memory. Since an FSM may not generate all 
possible output sequences of a given length, Lemma 2.2 is worded in a slightly 
different way. 
LEMMA 2.2. An FSM M has finite output-memory q > 0 if, and only if, 
q is the least integer such that no output sequence of length q generated by M admits 
two nonequivalent s ates. 
From Lemmas 2.1 and 2.2, if a machine M is minimal and has finite 
input-memory p (finite output-memory q) then an input-sequence of length p 
(output sequence of length q generated by M) uniquely identifies the 
final state. 
Henceforth, we shall use [I~] to denote the unique state admitted by the 
input sequence I , in a minimal FSM with input-memoryp and shall use (0~) 
to denote the unique state admitted by the output sequence 0q in a minimal 
FSM with finite output-memory q. Note that (0a) is defined for only those 
output sequences of length q that are generated by the FSM. 
LEMMA 2.3. I f  a minimal nondegenerate FSM M has finite nonzero input- 
memory p then there exists an input sequence, say, ~1~2 "" %-1 of length p -- 1 
and a pair of input digits O, 0', 0 56 0' such that (i) [0cqc~e ... %-1] v 6 
[0'~1~2 "'" ~-1] and further (ii) 0, 0' do not admit a common state, i.e., there do 
not exist states at, cry, not necessarily distinct, for which ~(~,  O) = ~(~,  0'). 
Proof. From Lemma 2.1, there exists an input sequence of length p --  1 
which admits two distinct states ~t and am. Let this input sequence be 
alc¢2 "'" %-1 • Let cr i and aj be two states such that _~(cr i , ~1 "" a~-l) = at 
and _~(aj, c h --" a,_l) = am • Now, if there exists an input digit ¢ admitting 
both a~ and ~ then, clearly, the input sequence ¢~1 "'" ~-1  of length p would 
admit the two distinct states a~ and ~m, contrary to Lemma 2.1. Hence there 
does not exist an input digit which admits both ~ and %-. Hence, M being 
nondegenerate, there exist input digits 0, 0', 0 #= 0', which admit ai and aj,  
respectively. Thus [O~la 2 "'" c%_1] = a t 56 ~r m = [0'alc¢ 2 "'" a~,_l]. 
(ii) Suppose the input digits 0 and O' admit a common state %.  Then 
clearly _8(~u, ~1 "'" a,_,) = [0o~ ... %_~] = [0'~ ... c%_1] violating condition 
(i) that was just proved. Hence 0 and O' do not admit a common state. 
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LEMMA 2.4. I f  a minimal nondegenerate FSM M has finite nonzero output- 
memory q then there exists an output sequence fix[3~ ". [3q_ 1 and a pair of output 
digits ~1, ~', ~ v ~ ~', such that @ill"'" fi~-a) ~ (~'fil "'" [3q-1). 
Proof. The proof is very similar to the proof of part  (i) of Lemma 2.3 and 
is omitted. 
I t  is interesting to note that the second part of Lemma 2.3 is not val id for 
output -memory  since ~, ~' can both admit  a state which does not cause the 
output sequence/31fi 2 ".- flq-1. 
I I I .  THE EXCLUSION PRINCIPLE 
In this section, we prove the exclusion principle, a main result of this paper:  
THEOREM 3.1. I f  a minimal nondegenerate FSM M = (S ,  X, Y, A, 3) 
with #Y =- 2 has nonzero finite input-memory p, then it cannot have nonzero 
finite output-memory and, conversely, if M has nonzero finite output- 
memory q then it cannot have nonzero finite input-memory. In other 
words O < p < 09 -+ q = 09 and O < q < o9 --~ p = 09. 
Proof. The proof is by contradiction. Let  us suppose that there exists a 
minimal  nondegenerate FSM M = (S ,  X, Y, A, 8) with Y = {0, 1} and 
input -memoryp  and output -memory  q so that 0 < p < 09 and 0 < q < 09. 
F rom Lemma 2.3, there exists an input sequence 11% -" %-1 and input 
digits 0, 0' such that [Oa 1 "" a~_1] ~ [0'% -" %-1] and further 0 and 0' do 
not admit  a common state in M. 
F rom Lemma 2.4, and from the fact that Y = {0, 1} there exists an output  
sequence 
]~1 ""f~q--1 such that aA = (Ofil""fiq-1) :~ ( l f l l " " f~a-1)  = (rB. (i) 
Let  ~(aA, 0) = Y l ,  )'(aA, 0') = 72 ,  ~(a~,  0) = Ya and A(aB, 0') = 74. 
We claim that 71 =/= 72 for if 71 = 72, then 8(~ A , 0) = f i l l  "'" fiq-lYl) = 
([31 "'"/3q-17~) - -  8(aA, 0') implying that the input digits 0 and 0' admit  the 
same s tate - -a  contradict ion of Lemma 2.3. Similarly, we can show that 
71 =)z~ 74 and 71 =# 74. Since 71 ,72 ,71 ,74  E {0, 1}, it follows that 71 = 71 and 
7u = 71 • Without  loss of generalky let 71 ----- 71 = 0 and 72 = 74 = 1. Then,  
8(~A, 0) = (31 "'" 3q-10) = a(~, ,  o) = ~A', 
(ii) 
8(~A, 0') = <ill "'"/3q-11> = 8(a~, 0') = a j .  
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Thus aA and aB yield the output 0 under input 0 leading to the same next 
state a 4' and they yield the output 1 under input O' again leading to the same 
next state aB'. Hence if #X = 2 and X = {0, 0'}, it follows that aA is 
equivalent o aB--a contradiction of (i). Therefore, the theorem is valid 
for binary-input FSMs. To see that it is valid for FSMs with #X > 2, note 
that there exists at least one input digit ¢ so that A(a A , ¢) =/= h(a B , ¢), because 
if A(aA, x )= A(aB, x )= t x for each input digit x, then ~(aA, x )= 
(ill "'" fiq-ltx) = ~(aB, x) implying aA = orb contrary to (i). Hence for some ¢, 
let A(aa, ¢) = s e and h(as, ¢) ---- ~ the complement of ~. Then, 
~(aA, ¢) = ( f i l " " f iq -~)  and ~(aB, ¢) = (/31 ... fiq_l~). (iii) 
Since Y = {0, I}, from (ii) it follows that 
Thus the input digits 0 and ¢ admit a A' while 0' and ¢ admit aB'. Hence 
_a(~', ~ . . .  ~_~)  = E0~ ... ~_d  = E¢~ ' ~-d  
and 
_a(~,', ~ ... ~_~)  = [0% ... ~ , -d  = [¢~ • ~-d .  
It follows that [0a 1 ... %-1] = [¢~1 "'" ~,-1] = [O'a~ "" %_~]--a contradiction 
of Lemma 2.3. Hence the theorem follows, by contradiction. Q.E.D. 
It can be shown that equivalent FSMs have the same input-memory 
(output-memory). Hence the above result is valid for nonminimal FSMs also. 
IV. NONBINARY-OuTPUT FSMs 
In this section we show that the exclusion principle (Theorem 3.1) is limited 
to binary-output FSMs. First, we prove that for every n /> 2 and every 
m~>3,  there exists an FSMM =(S ,X ,Y ,A ,  8 5 where #X- - - -n  and 
#Y = m with finite nonzero input-memory and finite nonzero output- 
memory. 
Consider the FSM M = (S,  X,  Y, A, 8) shown in Fig. 3. Let 
X = {al, a 2 ,..., %}, n /> 2; Y = {b 1 .... , b~}, m /> 3 and S = {el, a2 ..... aN} 
where N ~ m -- 1. Note that M is minimal and nondegenerate. 
Since each distinct output digit b~ admits a unique state, q ~ 1 and since 
the same input digit a 1 causes different outputs for different initial states, q ea 0 
and hence q ~ 1. 
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sk sk+i ; y~ sk+i ; y~ 
el % ; bt at ; b~ 
% % ; b2 ~ ; b~ 
: : : ; : 
cr~ cq+~ ; b~ a~ ; b~ 
{TN--1 ~YN ; bN-1 ffl ; bm 
(YN rY N ; bN = b,~_l crl ; b , ,  
FIc.  3. A minimal  n-ary (n >/- 2) input, m-ary (m ~> 3) output  FSM with finite 
input -memory  and finite output -memory .  
It can be easily verified that any input sequence of length (N --  1) admits 
a unique state as follows: 
Let %% "" ~N-1 be an arbitrary input sequence of length (N --  1). If the 
sequence does not include the input symbol a~, then clearly ~1% "'" ~g-1 can 
only admit a n . If the sequence includes the input symbol a~, let k be the 
largest integer, 1 ~< h ~< N- -1 ,  such that ak = %.  Then clearly 
%a9, "'" ~ "'" ~Y-t admits aN-k uniquely. Hence the input-memoryp ~< N --  1. 
Moreover, the input sequence ararat ... a t of length (N --  2) admits the two 
distinct states aN-t and an • Hence p = N - -  1. 
Thus we have 
THEOREM 4.1. For every n >~ 2 and m >/ 3, there exists an FSM M = 
(S ,  X ,  Y ,h ,  8) with #X = n, #Y  = m and O < p < oo and O < q < oo. 
x~ = 0 x~ ~ 1 
sk sT~+~ ; y~ s~+l ; y~ 
e~ a~ ; 0 a~ ; 1 
% % ; 0 et ; 1 
: : : : : 
aN_ 1 a N ; 0 a 1 ; 1 
oN air ; 2 cxl ; 1 
Fro. 4. A b inary input,  ternary-output ,  N-state  FSM with  input -memory  = 
output -memory  = N-  1. 
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We end this section by noting that for every N >/2, there exists an N-state, 
binary-input, ternary-output FSM with 0 < p < oo and 0 < q < oo. 
(see Fig. 4) It is easy to verify that for the minimal nondegenerate FSM of 
Fig. 4, p =q~- -N- -  1. 
V. ON SHIFT REGISTER REALIZATION OF SEQUENTIAL ~V~ACHINES 
In recent years the problem of synthesizing sequential machines using shift 
registers has been widely studied [Liu, Nichols, Friedman, Davis, Su, Yau]. 
We can interpret he exclusion principle with respect to shift register 
synthesis as follows: If a nondegenerate binary-output SM has a feed forward 
shift register realization (Fig. 1), then it cannot have an output-feedback shift 
register realization (Fig. 2) and vice versa. This property is, however, not true 
for nonbinary output FSM's. 
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